Skip to content
GitLab
Explore
Sign in
Register
Overview
Active
Stale
All
vasile
protected
06ee3b55
·
Software testbench, verified on Zedboard hardware
·
May 12, 2015
cellularrng
protected
815160d3
·
Fixed syntax errors
·
May 17, 2015
connex_rc
protected
feceb194
·
Pulled upstream ConnexRC changes, and deactivated RAW protection to improve timing
·
Jul 14, 2015
brisk_hw_hamming
protected
41cff2bd
·
Pulled upstream incrementing command enhancements
·
Jul 20, 2015
sift_hw_ssd
protected
13b3077c
·
Upgraded the matcher software to use the vectordistance library for...
·
Jul 20, 2015
2-upgrade-kernel
b4646c6c
·
Switched to mainline v4.4 kernel; updated config; untested
·
Apr 09, 2017
connex
protected
4db63968
·
Pulled bugfix version from Connex upstream
·
Jun 17, 2017
delaysum_ssl
e4af8e95
·
Build succeeds for DS SSL system
·
Jun 25, 2017
master
default
protected
bc2a43d3
·
Merge branch '6-migrate-fpga-design-to-vivado' into 'master'
·
Dec 12, 2017
connex_fix_gitmodules
c2b514a8
·
Update .gitmodules to reflect ConnexRelated/connex.git and...
·
Feb 23, 2018
gzip
e5181270
·
added xillybus drivers to kernel image
·
Apr 27, 2018
7-upgrade-kernel
dd62b423
·
submodules: changed commit ids and submodule URLs
·
Sep 29, 2018